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Abstract—An automated static approach for optimizing bit
widths of fixed-point feedforward designs with guaranteed accu-
racy, called MiniBit, is presented. Methods to minimize both the
integer and fraction parts of fixed-point signals with the aim of
minimizing the circuit area are described. For range analysis,
the technique in this paper identifies the number of integer bits
necessary to meet range requirements. For precision analysis, a
semianalytical approach with analytical error models in conjunc-
tion with adaptive simulated annealing is employed to optimize the
number of fraction bits. The analytical models make it possible
to guarantee overflow/underflow protection and numerical accu-
racy for all inputs over the user-specified input intervals. Using
a stream compiler for field-programmable gate arrays (FPGAs),
the approach in this paper is demonstrated with polynomial ap-
proximation, RGB-to-YCbCr conversion, matrix multiplication,
B-splines, and discrete cosine transform placed and routed on a
Xilinx Virtex-4 FPGA. Improvements for a given design reduce
the area and the latency by up to 26% and 12%, respectively,
over a design using optimum uniform fraction bit widths. Studies
show that MiniBit-optimized designs are within 1% of the area
produced from the integer linear programming approach.
Index Terms—Field-programmable gate arrays (FPGAs), finite
word-length effects, fixed-point arithmetic, optimization methods,
simulated annealing (SA).
I. INTRODUCTION
ONE OF the main objectives of hardware designers isto find the optimal design in terms of area, latency,
throughput, and power consumption. Bit widths of signals are
one of the parameters that designers can tweak to improve
these metrics. In contrast to instruction processors, customiz-
able hardware such as field-programmable gate arrays (FPGAs)
and application-specific integrated circuits (ASICs) provide the
freedom for bit widths optimized for a given application. How-
ever, hardware designers face increasing difficulties choosing
the best bit widths. The objective is to find the minimal number
of bits to represent a signal, while satisfying user-defined error
constraints. A naive way to optimize bit widths is to manually
evaluate various combinations and observe the output for each
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design. This technique, however, involves an enormous search
space and is not practical for large designs.
Bit-width optimization is an NP-hard problem [1] and has
been the focus of numerous research contributions, especially
over the past few years. The work in this area can be classified
in many different ways, and one such classification is static
analysis versus dynamic analysis. Dynamic analysis [2]–[7]
relies on the use of stimuli input signals. Though this approach
provides bit widths closer to the optimal set for those particular
stimuli when compared to static-analysis techniques, it can be
problematic since a large set of stimuli signals is required to
analyze a design with sufficient confidence, possibly leading to
prohibitively long simulation times and without guarantees for
alternative input stimuli encountered in practice. Static analy-
sis [8]–[12] is believed to give more conservative bit-width
estimates than dynamic analysis. Static analysis is often more
attractive than dynamic analysis especially for large designs,
since only the characteristics of the input signals are needed.
In this paper, we adopt a static-analysis technique based on
affine arithmetic (AA) [13] and analytical error models to
optimize both ranges and precisions for the signals in a fixed-
point design.
Another way of classifying bit-width optimization involves
an error metric. Most existing work is based on the signal-to-
noise ratio (SNR) error criterion. The SNR criterion is popular
with digital signal processing applications. On the other hand,
many computer arithmetic and scientific applications require a
maximum absolute error bound. This error metric is good for
portability, especially when a module needs to be integrated
into a larger design. Our criterion for evaluating the accuracy is
the unit in the last place (ulp). The ulp of a fixed-point number
with 8 bits of fraction bit width would be 2−8. Faithful rounding
means that results are accurate to 1 ulp (rounded to the nearest
or the next nearest) and exact rounding means that results are
accurate to 0.5 ulp (rounded to the nearest). Exact rounding
is difficult to achieve, due to a problem known as the Table
maker’s dilemma [14] and has a large area penalty [15], hence
we opt for faithful rounding in this initial paper. Therefore,
if the result has 8 fraction bits, our approach guarantees a
maximum absolute error of less than or equal to 2−8.
The main contributions of this paper are:
1) analytical range and uniform fraction bit-width (UFB)
determination, based on AA models introduced in [9];
2) multiple fraction bit-width (MFB) determination via
adaptive simulated annealing (ASA), using error mod-
els and area cost functions with guaranteed maximum
absolute error bounds;
3) demonstration of our approach with five case studies:
polynomial approximation, RGB-to-YCbCr conversion,
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Fig. 1. Classification of bit-width analysis.
matrix multiplication, B-splines, and discrete cosine
transform (DCT) realized in a Xilinx Virtex-4 FPGA;
4) only reported static bit-width-optimization technique that
can guarantee 1-ulp maximum absolute error bound.
The rest of this paper is organized as follows. Section II
discusses background material and related work. Section III
presents an overview of our MiniBit bit-width-optimization
approach. Section IV introduces AA. Sections V and VI present
our range-analysis and precision-analysis steps. Section VII
describes how our bit-width analysis can be extended to cover
resource-sharing situations. Sections VIII and IX present our
case studies and their results with MiniBit. Section X gives
conclusions and future work.
II. BACKGROUND
As shown in Fig. 1, the problem of optimizing the design bit
widths can be split into two parts: range analysis and precision
analysis.
Range analysis involves studying the data range of the com-
putation and ensuring that the signals in the design have enough
bits to accommodate this range. Precision analysis involves an-
alyzing the sensitivity of the output from a computation to slight
changes in the bit widths, and more specifically, the sensitivity
of an output to the computational precision within an arithmetic
unit. For both range and precision analyses, we can apply a
dynamic or a static-analysis method.
Dynamic-analysis methods evaluate the data flow graph
(DFG) of the design using input stimuli signals. However,
static-analysis methods propagate static characteristics of the
inputs through the DFG, and hence no input stimuli are re-
quired. The input data dependence of dynamic analysis and the
input data independence of static analysis have consequences
on the results of the bit-width analysis.
As discussed next in the review of existing work in bit-width
optimization, both these methods have certain advantages and
disadvantages over each other.
A. Existing Work
A large body of work has been produced by Sung et al.
[4], [5], which uses simulation-based techniques for range
and precision bit-width optimizations. Their approach involves
examining the mean and the standard deviations of the signals.
Signals are grouped together during optimization to reduce
simulation time. One of the drawbacks of this approach is that
there is a danger of overflows for rare events.
The Fixed-point pRogrammIng DesiGn Environment
(FRIDGE) [7] project provides a bit-width-optimization
system for hardware/software codesign. FRIDGE uses interval-
arithmetic-based range-propagation techniques for the range
optimization and a simulation-based approach for the precision
optimization. This approach relies on bit-width specification of
some of the signals by the user and derives the remaining signal
bit widths through what the authors describe as interpolation.
In order to speed up the simulation time, the authors convert
the hardware designs into integer-based American National
Standards Institute (ANSI) C descriptions before simulation.
In [3], Cmar et al. use interval arithmetic (IA) for range
bit-width determination and a dynamic method based on sim-
ulation for precision bit-width optimization. The simulation
operates by simultaneously performing the same calculation
in a reference floating point and a custom fixed-point format,
and comparing the error between the two values. A heuristic
is employed where the mean and the standard deviation of the
error at each signal are examined for determining the precision
bit widths.
In [6], Shi and Brodersen describe a statistical modeling
method based on perturbation theory. For bit-width optimiza-
tion, the method is designed to target optimization of algorithms
used in communications applications. One feature of this ap-
proach is that it is data dependent due to its use of statistical
modeling.
Gaffar et al. [2] use a mathematical technique known as
automatic differentiation to perform precision bit-width opti-
mization for both fixed-point and floating-point designs. Au-
tomatic differentiation is used to monitor the sensitivity of the
output signals with respect to the intermediate signals. The pro-
posed method requires less simulation time than conventional
dynamic approaches.
Nayak et al. [16] describe a data-range-propagation method
designed for the MATCH [17] system, which converts Matlab
designs to FPGA design descriptions. Their range optimization
relies on data range propagation, while precisions are optimized
by forward propagation of errors through the DFG. A set of
error transfer functions is proposed to determine the error
contribution of each node.
Constantinides et al. propose Synoptix [8], an optimization
technique targeting linear time-invariant digital signal process-
ing systems using a novel resource binding technique. Synoptix
uses a technique based on saturation arithmetic to perform the
range bit-width optimization. In recent work [18], the proposed
approach is extended to cover nonlinear systems, but this exten-
sion requires input stimuli to operate.
Fang et al. [9], [10] employ AA for modeling range and
precision analyses. While the use of AA to model precision
error is demonstrated, the authors do not use it to optimize the
actual bit widths.
B. Discussion
In summary, for range analysis, most of the existing work
considered use static analysis [3], [7]–[9], [16] with a few using
dynamic analysis [2], [4]–[6]. For precision analysis, dynamic
methods are employed in [2]–[7], while static methods are
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Fig. 2. Overview of MiniBit automated bit-width-optimization approach.
employed in [8], [9], and [16]. Static analysis, as we show in
this paper, is capable of providing guaranteed analytical bounds
on the output error.
Similar to the work by Fang et al., our proposed technique,
MiniBit, uses static range analysis based on AA. However, we
go a step further and tackle the problem of precision opti-
mization as well. Our static precision-optimization approach is
able to guarantee a maximum absolute error bound analytically,
which is what differentiates our paper with the studies discussed
in this section.
III. OVERVIEW
An overview of the MiniBit bit-width optimization frame-
work is given in Fig. 2. MiniBit targets hardware designs
using fixed-point representation. Fixed point is often preferred
over floating point for hardware designs involving reasonable
dynamic ranges due to its area and speed advantages. In fixed-
point representation, a real number is represented by two parts:
an integer part, which represents the range, and a fraction part,
which represents the precision. Two’s complement represen-
tation is assumed. The range of a signal x with IBx integer
bits and FBx fraction bits is given by [−(2IBx−1 − 2−FBx + 1),
2IBx−1 − 2−FBx ].
We divide the bit-width-optimization problem into two tasks:
range analysis and precision analysis. Range analysis involves
determining the integer bit widths (IBs) and precision analysis
involves the determination of the required fraction bit widths
(FBs) of fixed-point signals. Our approach is implemented as a
series of compilation passes inside MiniBit, which is built on
top of the BitSize bit-width analysis system [2]. The input to
MiniBit is a design description in A Stream Compiler (ASC)
[19], C/C++, or Xilinx System Generator [20]. The MiniBit
input pass uses this design description together with user-
supplied information including the output error specification
and the range of the input of values to perform range and
precision analysis.
We first perform range analysis, then pass the range results
to the precision-analysis phase. Precision analysis requires an
error function and a cost function. The error function captures
the output error as a function of the bit width of the signals of
the design. The cost function returns the area cost as a function
of the signal bit widths and their arithmetic operators.
Range analysis is performed via standard AA. Precision
analysis operates in two phases: 1) Using the error function
generated by MiniBit, we analytically find the optimum UFB,
which means the FB for all signals are the same. The UFB
serves as the initial set of parameters for the next phase. 2) We
use both the error and cost functions to find the optimum MFBs,
which, in contrast to UFB, means that the FBs of the signals can
be different. MFBs aim at minimizing the area cost function
while meeting the constraints of the error function. The MFBs
are found by using ASA [21], [22].
Once the signals have been quantized, the ranges found in the
range-analysis phase will slightly differ due to finite precision
effects. Hence, range is a function of precision. However, as
will be shown in Section VI, precision is a function of range.
Since the actual range can marginally change after quantization,
the range assumed during the precision-analysis phase can no
longer be guaranteed to be perfectly accurate. In combination,
these factors could, in theory, lead to increased IB requirements
and/or increased FB requirements. Both of these potential
problems can be addressed by using more conservative range
estimates. However, these problems are highly unlikely to occur
since: 1) only the ranges that are very close to a power of two
can cause larger IB requirements and 2) due to the conservative
nature of the precision analysis (which assumes maximum
quantization errors can happen at all signals concurrently), the
slight inaccuracy in the range will have a negligible impact.
For the designs covered in this paper, we have not encountered
such problems.
Having found the optimized IBs and FBs to each signal,
the MiniBit output pass compares the outputs produced from
our bit-width-optimized fixed-point design against the outputs
produced from a software verification model. This step verifies
that overflows/underflows do not occur and the user-specified
error requirements are met. We finally synthesize and place
and route the design to target technologies such as FPGAs
or ASICs.
IV. AFFINE ARITHMETIC
IA [23] was invented in the 1960s by Moore to solve range
problems, where each signal is represented by its interval.
A signal x is represented by the interval x¯ = [xmin, xmax],
meaning that the true value of x lies between xmin and xmax.
Thus, for instance, the difference of two intervals x¯ and y¯ is
expressed as
x¯− y¯ = [xmin − ymax, xmax − ymin].
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The main disadvantage of IA is the assumption that all values
of the arguments vary independently over the given intervals,
potentially leading to drastic overestimation of the true range.
As an extreme example, when evaluating the expression x− x,
we get the interval x¯− x¯ = [xmin − xmax, xmax − xmin],
which is twice as wide as the original interval x¯, instead of
[0, 0], which is the true range. This overestimation effect can
accumulate along the computation chain, resulting in an “error
explosion.”
AA [13] is a recent refinement to IA to address this problem.
AA captures all of the features of IA with one significant
improvement: It keeps track of correlations among intervals.
In AA, the uncertainty of a signal x is represented by an affine
form xˆ, which is a first-degree polynomial
xˆ = x0 + x1ε1 + x2ε2 + · · ·+ xnεn, where εi = [−1, 1].
Each εi is an independent uncertainty source that contributes
to the total uncertainty of the signal x. An ordinary IA interval
x¯ = [xmin, xmax] can be converted into an equivalent affine
form xˆ = x0 + x1ε1 with
x0 =
xmax + xmin
2
x1 =
xmax − xmin
2
.
The key feature of AA is that the sample noise symbol εi can
contribute to the uncertainty of other signals in the computation
chain, keeping correlations between them. Returning to the pre-
vious example where IA overestimated, if x has the affine form
xˆ = x0 + x1ε1, then xˆ− xˆ = 0, which is the correct result.
In AA form, we write: 1) addition/subtraction; 2) constant
multiplication; and 3) addition/subtraction with a constant as
xˆ± yˆ =(x0 ± y0) +
n∑
i=1
(xi ± yi)εi
cxˆ =(cx0) +
n∑
i=1
(cxi)εi
xˆ± c =(x0 ± c) +
n∑
i=1
xiεi.
For multiplication, we get
xˆyˆ =
(
x0 +
n∑
i=1
xiεi
)(
y0 +
n∑
i=1
yiεi
)
=x0y0 +
n∑
i=1
(x0yi + y0xi)εi +Q
where Q =
(
n∑
i=1
xiεi
)(
n∑
i=1
yiεi
)
.
The previous equation is not in affine form, due to the quadratic
term Q. Hence, a conservative approximation is taken
Q ≈ uvεn+1, where u =
n∑
i=1
|xi| v =
n∑
i=1
|yi|.
Fig. 3. Example circuit performing z = ab + c− b. Range of signal is shown
in square brackets.
Affine forms for other elementary operations such as division
and square root are given in [13]. It has been shown that
AA gives tighter bounds than IA for both fixed-point [9] and
floating-point designs [10].
V. RANGE ANALYSIS
The authors in [9] propose a single affine expression to
capture both range and precision. However, we believe range
and precision expressions should be kept separately. Precision
is a function of range for operations such as multiplication and
division; hence, the number of error terms εi can easily explode.
After range analysis, we obtain numerical values for the ranges;
hence, the affine expressions for precisions remain manageable.
We use AA for the range analysis to minimize the IBs
required for each signal. For instance, let us consider the evalua-
tion of z = ab+ c− b, as illustrated in Fig. 3. First, we assume
the users know the exact range of all the input signals. Since
we want to obtain the range for each signal, we set d = ab,
e = d+ c, and y = e− b. In affine form, we get
aˆ = − 0.5 + 2.5ε1 bˆ = 6 + 2ε2
cˆ =4.3 dˆ = −3 + 15ε1 − 1ε2 + 5ε3
eˆ =1.3 + 15ε1 − 1ε2 + 5ε3 zˆ = −4.7 + 15ε1−7ε2 + 5ε3.
Hence, the ranges of the signals are d = [−24, 18], e =
[−19.7, 22.3], and z = [−25.7, 16.3]. We perform range analy-
sis on all signals for a given design and find the range for each
signal. The IB required for a signal x is computed with
IBx = log2 (max (|xmin|, |xmax|))+ α
where α =
{
1, mod (log2(xmax), 1) = 0
2, mod (log2(xmax), 1) = 0.
(1)
However, AA does not always lead to a better range estima-
tion than IA. For instance, applying IA to the example, we ob-
tain d = [−24, 16], which is narrower than the AA result. This
is mainly due to the suboptimal fitting of an affine expression,
which is not due to the affine approach itself.
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VI. PRECISION ANALYSIS
We use AA for precision analysis in a similar fashion as
for range analysis. There are two main ways to quantize a
signal: truncation and round to nearest. Truncation and round to
nearest can cause a maximum error of 2−FB (1 ulp) and 2−FB−1
(0.5 ulp), respectively. Truncation chops bits off the least sig-
nificant bits and requires no extra hardware resources. Round
to nearest involves a small adder followed by truncation. For
simplicity, we shall perform round to nearest throughout this
paper. Hence, the quantized version x˜ of a signal x is given in
affine form by
x˜ = x+ 2−FBx˜−1ε, where ε = [−1, 1]
where FBx˜ is the FB of x˜. Hence, the error at x˜ due to finite
precision effects is given by
Ex˜ = 2−FBx˜−1ε.
For addition/subtraction, the affine error expression is
given by
z˜ = x˜± y˜ = x± y + Ex˜ ± Ey˜ + 2−FBz˜−1ε3
⇒ Ez˜ =Ex˜ + Ey˜ + 2−FBz˜−1ε3.
For multiplication
z˜ = x˜y˜ = xy + xEy˜ + yEx˜ + Ex˜Ey˜ + 2−FBz˜−1ε3
⇒ Ez˜ =xEy˜ + yEx˜ + Ex˜Ey˜ + 2−FBz˜−1ε3.
Assuming that the input signals need to be rounded, the
application of the error models to the circuit in Fig. 3 is
Ea˜ =2−FBa˜−1ε1
Eb˜ =2
−FBb˜−1ε2
Ec˜ =2−FBc˜−1ε3
Ed˜ = aEb˜ + bEa˜ + Ea˜Eb˜ + 2
−FBd˜−1ε4
Ee˜ =Ed˜ + Ec˜ + 2
−FBe˜−1ε6
Ez˜ =Ee˜ − Eb˜ + 2−FBz˜−1ε7.
Note that Ed˜ would be at its maximum when the signals a
and b are at their absolute maximum, i.e., a = 3 and b = 8.
Substituting the equations, we get the following maximum
error at the output z˜:
max(Ez˜) = 2−FBb˜ + 2−FBa˜+2 + 2−FBa˜−FBb˜−2
+ 2−FBd˜−1 + 2−FBc˜−1 + 2−FBe˜−1 + 2−FBz˜−1.
For faithful rounding, the output error Ez˜ needs to be less than
or equal to 1 ulp, i.e.,
2−FBz˜ ≥ max(Ez˜)
⇒ 2−FBz˜−1 ≥ 2−FBb˜ + 2−FBa˜+2 + 2−FBa˜−FBb˜−2
+ 2−FBd˜−1 + 2−FBc˜−1 + 2−FBe˜−1. (2)
TABLE I
IBs, UFBs, AND MFBs TO EXAMPLE CIRCUIT IN FIG. 3
From (2), we see that the aim is to find the minimal FB for
each signal, which satisfies the inequality and results in minimal
circuit area. Since each FB is an integral value, the constraint
space of this optimization problem is nonconvex. As a result,
we choose the ASA package available in [22]. Traditional SA
is very effective in discovering the global optimum, but its
problem has been the slow convergence. ASA has been devel-
oped to statistically find the test global fit of a nonlinear con-
strained nonconvex cost function over a D-dimensional space.
It permits adaptation to changing sensitivities in the multi-
dimensional parameter space, thus allowing significantly faster
convergence times.
In ASA, the user supplies a constraint function and a cost
function. Error functions such as the inequality above are
supplied as the constraint function. Since our aim is to minimize
circuit area in this paper, we supply an area model of the circuit
as a function of the signal bit widths as the cost function. In
this area model, a full adder is assumed to be the unit area, i.e.,
the area for the addition x+ y is modeled with max (IBx +
FBx, IBy + FBy) and the area for the multiplication xy is
modeled with (IBx + FBx)(IBy + FBy). These area models
are derived to correspond with the operator area usage of our
hardware compilation system (ASC) [19]. Other area models
can be used to target different hardware compilers and device
technologies.
The annealing process can be accelerated significantly by
supplying good initial variable values (FBs in our case). Op-
timum uniform FBs are analytically computed and used as
the initial variable values. For (2), substituting the FBs in the
computation chain with a UFB
2−FBz˜−1 ≥ 2−UFB + 2−UFB+2 + 2−2UFB−2 + 3(2−UFB−1).
Let FBz˜ = 8 bits. Solving the equation for the minimum
value of UFB that satisfies the inequality gives us UFB =
12 bits, an analytical solution of the uniform bit-width selection
problem.
The IBs, the UFBs, and the MFBs to the example circuit
are summarized in Table I. The IBs are obtained by using the
signal ranges found in Section V and (2), and the MFBs are
computed by ASA. We observe that ASA is able to reduce the
multiplication operand b by 1 bit. The area cost of using UFBs
and MFBs is found to be 244 and 230 units, respectively. By
using MFBs, we have achieved an area saving of 6%.
When using UFBs, we get a gap of 3.66 × 10−4 between
the actual error and the requested error, since the degree of
freedom is one dimensional. However, with MFBs, we have
a multidimensional degree of freedom, resulting in a smaller
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Fig. 4. Resource-sharing scenario: Tasks A and B time share computational
resource.
error gap of 1.22 × 10−4 and area cost. The differences between
UFBs and MFBs are rather small for this example circuit, since
the error gap is already rather small when using UFBs. We
see more dramatic differences between UFBs and MFBs for
designs with larger error gaps, as will be demonstrated with the
case studies in Section IX.
VII. OPTIMIZATION UNDER RESOURCE SHARING
We often encounter a scenario such as the one depicted
in Fig. 4 where we want to share a single resource for two
(or more) tasks in a time-multiplexed manner. The range and
precision analyses presented in the previous two sections can
be trivially extended to cover these cases; signals that are shared
among multiple tasks should be large enough to cover all tasks.
For the scenario in Fig. 4, we run range and precision analy-
ses twice. In the first cycle, we assume that the select signal is
set to zero, i.e., task A is in execution. In the second cycle, we
assume that the select signal is set to one. After the two bit-
width analysis cycles, we obtain two sets of bit widths, each
corresponding to a task data path. For all signals that are shared
(x, y, and all signals within the shared computational resource),
we take the maximum of each signal’s tuple of bit widths. For
instance, if the signal x has the following set: IBx = {2, 4} and
FBx = {12, 9}, we set IBx = 4 and FBx = 12. This scheme
allows all signals to have sufficient bit widths for every task.
VIII. CASE STUDIES
For the five case studies, we assume that the inputs use the
same FBs as the outputs. For the cases when multiple outputs
are present, we use the same output precision for all outputs.
For these case studies, we develop a fully automated de-
sign flow that starts with designs captured in ASC [19] C++
syntax. All stages within MiniBit (Fig. 2) are written in C++
and integrated within the ASC system. The MiniBit input
pass parses the input design description into an internal DFG
representation for the range-analysis pass. The error-function
generation pass produces an error model and the cost-function
generation pass produces an area-cost model. The results from
range analysis, together with the generated error function and
cost function, are used to derive the UFB. Next, using ASA,
we compute the MFBs. The MiniBit output pass converts the
bit-width-optimized DFG representations back into ASC design
description. The verification output-generation step produces a
variable-bit-width-assigned design for simulation to verify the
optimized results.
TABLE II
NUMBER OF ADDITIONS/SUBTRACTIONS, MULTIPLICATIONS,
AND SIGNALS TO BE OPTIMIZED
A. Polynomial Approximation
We examine the degree-four polynomial for the approxima-
tion to y = log(1 + x), where x = [0, 1). Horner’s rule evalu-
ates the polynomial
y = ((cdx+ cd−1)x+ · · ·)x+ c0
where c0, . . . , cd are the polynomial coefficients. The coeffi-
cients are obtained in a minimax sense to minimize the maxi-
mum absolute error.
B. RGB to YCbCr
We consider the RGB-to-YCbCr color space converter spec-
ified by the JPEG 2000 standard [24]. The input signals R, G,
and B are assumed to be eight-bit unsigned integers. Shifts are
used for the multiplications by 0.5

 YCb
Cr

 =

 0.299 0.587 0.114−0.16875 −0.33126 0.5
0.5 −0.41869 −0.08131



RG
B

 .
C. Matrix Multiplication
The 2 × 2 matrix multiplication using Strassen’s algorithm
[25] is considered, which is commonly used as a basic process-
ing element for large matrix multiplications. We assume the
elements of the input matrices are over [0,1)
[
y00 y01
y10 y11
]
=
[
a00 a01
a10 a11
] [
b00 b01
b10 b11
]
.
The four quadrants of the result matrix can be calculated
as follows:
y00 = p0 + p3 − p4 + p6
y01 = p2 + p4
y10 = p1 + p3
y11 = p0 + p2 − p1 + p5
p0 = (a00 + a11)(b00 + b11)
p1 = (a10 + a11)b00
p2 = a00(b01 − b11)
p3 = a11(b10 − b00)
p4 = (a00 + a01)b11
p5 = (a10 − a00)(b00 + b01)
p6 = (a01 − a11)(b10 + b11).
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TABLE III
OPTIMIZATION TIMES AND ERROR STATISTICS OF MFB DESIGNS (MFB RESULTS) AND COMPARISONS
BETWEEN UFB AND MFB DESIGNS (UFB/MFB COMPARISONS)
D. B-Splines
We examine uniform cubic B-splines, commonly used for
image warping applications [26]. The B-spline basis functions
B0, B1, B2, and B3 are defined by
B0(u) =
(1− u)3
6
B2(u) =
−3u3 + 3u2 + 3u+ 1
6
B1(u) =
3u3 − 6u2 + 4
6
B3(u) =
−u3
6
where u = [0, 1). For the implementation of this design, opti-
mizations including shifts instead of multiplications, and shar-
ing common intermediate results are carried out.
E. Discrete Cosine Transform (DCT)
We consider the 8 × 8 DCT implemented according to [27].
A vector of input data x0,...,7 can be transformed to DCT
coefficients y0,...,7 by

y0
y2
y4
y6

 =


c0 c0 c0 c0
c2 c5 −c5 c2
c0 −c0 −c0 c0
c5 −c2 c2 −c5




x0 + x7
x1 + x6
x2 + x5
x3 + x4




y1
y3
y5
y7

 =


c1 c3 c4 c6
c3 −c6 −c1 −c4
c4 −c1 c6 c0
c6 −c4 c3 −c1




x0 − x7
x1 − x6
x2 − x5
x3 − x4


where c0,...,7 are trigonometric constants. We use 8-bit un-
signed integers for the elements in the input vector x0,...,7.
IX. RESULTS
We implement the five case studies with ASC for FPGAs
[19]. The ASC code makes use of C++ syntax and ASC
semantics, which allow the user to program on the architecture
level, the arithmetic level, and the gate level. Designs are
synthesized with ASC and placed and routed with Xilinx ISE
6.3 on a Xilinx Virtex-4 XC4VLX100-11 FPGA. The device
Fig. 5. Percentage area savings of MFB over UFB at different target
precisions.
Fig. 6. Area variation for B-splines with increasing target precision.
contains user-programmable elements known as slices, dedi-
cated multiply-and-add units, and embedded RAMs. In order to
make fair comparisons, we implement designs using slices only
and combinatorially without any pipelining. Table II shows the
number of additions, subtractions, multiplications, and signals
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Fig. 7. Area variation for various polynomial degrees with target precision
fixed at 8 bits.
to be optimized for the five case studies. We observe that the
degree-four polynomial is the least complex and the 8 × 8 DCT
has the most complexity.
A. Comparisons of UFBs and MFBs
Table III shows the optimization times and error statistics
of MFB designs and comparisons between UFB and MFB
designs. The UFB and MFB designs use the same number of
integer bits for all signals, as computed in our range-analysis
phase. The optimization times have been measured on an AMD
Athlon XP 2600+ PC with 2-GB double data rate synchronous
dynamic RAM (DDR-SDRAM) and include both range- and
precision-analysis times. ASA is the dominant factor in the
optimization process and we observe that more time is needed
for designs with more signals, which is expected. Note that for
all case studies, the optimization times are a matter of seconds.
The ulp errors and SNRs are computed by simulating MFB-
optimized designs using random input vectors. The IEEE
64-bit double-precision floating point is assumed to be the true
value for the error computations, since it is significantly more
accurate than the precisions we are targeting. The maximum
ulp errors for all designs are well below 1 ulp, indicating that
the results are indeed faithfully rounded. Also, the average ulp
error is less than 0.3 for all case studies. Looking at the area and
speed comparisons, although we optimize designs for minimal
area, the reduction in the multiplier and adder sizes leads to
reductions in latencies as a by-product. We note that designs
using MFBs are always smaller and faster than designs using
UFBs. Some of the savings may seem rather small, but we get
these savings for free, as the MFB designs have the same error
bound as the UFB designs.
Fig. 5 shows the percentage area savings of MFB over UFB
for the five case studies at different target precisions. Gener-
ally, we obtain increased relative savings for lower precisions.
Another trend is that designs with deeper computation chains
can benefit more with MFBs. The depths can be deduced by
examining the latency (combinatorial delay) results in Table III.
An area savings of up to 26% is achieved in the case of
B-Splines, which has a deep computation chain.
Fig. 8. Latency variation for various polynomial degrees with target precision
fixed at 8 bits.
Fig. 9. ASA area-cost variation with ASA iterations for B-splines.
Fig. 6 shows the area variation for B-splines with increasing
target precision. It can be seen that the area differences between
UFB and MFB are increasing with the target precision. Figs. 7
and 8 show the area and latency variations for various polyno-
mial degrees with target precision fixed at 8 bits. Since we use
Horner’s rule to evaluate polynomials, one extra degree causes
one more adder and one more multiplier. In order to make a fair
comparison, the coefficients are set to the number π throughout.
We can see that as we increase the depth of the computation
chain (i.e., increase the polynomial degree), the area and latency
differences between UFB and MFB increase.
Fig. 9 illustrates how the best ASA area cost varies with the
number of iterations for B-splines with a target precision of
8 bits. ASA first starts with UFB, which results in a cost value
of 1303 units. We observe that by increasing the number of
iterations, we gradually approach a set of MFBs that give the
lowest cost value, which is 982 units in this case. The annealing
time to approach this optimum cost value is 23 s.
B. Comparisons of Different Range-Analysis Methods
We examine the impact of using different range-analysis
methods on designing the area and latency. Comparisons to the
five case studies using simulations AA and IA for the range
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TABLE IV
AREA AND LATENCY COMPARISONS USING DIFFERENT RANGE-ANALYSIS METHODS FOR TARGET PRECISION OF 8 BITS
Fig. 10. Area comparison for various polynomial degrees with target preci-
sion fixed at 8 bits.
are shown in Table IV. The simulation-based range analysis
is performed by feeding the designs with a large data set of
random input samples and observing the data range. Although
the simulation method gives smaller area and shorter latency, its
drawback is that it can only guarantee overflow/underflow pro-
tection for the samples tested. It becomes quickly impractical
for high input resolutions, since the run time increases expo-
nentially with the resolution.
We also observe that AA gives slightly better results than IA.
This is due to the fact that AA can exploit correlations between
signals, as discussed in Section IV.
C. Comparisons With Integer Linear Programming (ILP)
In order to determine the optimality of the ASA solution
used in MiniBit, we compare our results against the optimal
bit widths allocated through ILP, which is known to give global
optimum results. The ILP formulations are solved by using the
ILOG CPLEX [28] solver. The optimization problem contains
nonlinear functions that are converted into equivalent linear
functions following the approach in [29]. The obtained ILP
results are used as optimal solutions to judge the quality of
the ASA results. The ILP solutions presented here take several
hours to several days on an AMD Athlon XP 2600+ PC with
2-GB DDR-SDRAM.
First, we consider the comparison between ILP and ASA for
different design complexities. Fig. 10 presents the results for
optimizing degree-2 to degree-12 polynomials using ILP, ASA,
and UFB solutions. Although the area savings of ILP over ASA
Fig. 11. Area variation for a degree-four polynomial with increasing target
precision.
improves slightly with design complexity, they are less than
1%. This indicates that with ASA, we can produce results that
are close to the global optimum even with increasing design
complexities.
Next, we study optimality of the ASA solution when the
design constraint is changed using the degree-four polynomial
design. Fig. 11 shows the area cost for optimizing the design
with different target-precision requirements. We see a similar
trend to Fig. 10, and again the differences are within 1%.
We conclude that although ILP provides global optimal
solutions, we can achieve near-optimal solutions using ASA
with several orders of magnitude less run time.
X. CONCLUSION
We have presented MiniBit, an automated approach for op-
timizing bit widths of fixed-point designs with static analysis,
for designing fixed-point hardware with guaranteed accuracy.
We have described methods to minimize both the integer and
the fraction parts of fixed-point signals based on AA. For pre-
cision analysis, we employ a semianalytical approach, where
analytical error models in conjunction with ASA are used to
find a local optimum number of fraction bits. The analytical
models allow us to guarantee overflow/underflow protection
and numerical accuracy for all possible inputs over the user-
specified input intervals. We make the assumption that the
maximum errors can happen at all nodes at the same time;
however, in practice, this will perhaps never be the case. This
assumption will often result in pessimistic bit widths. However,
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given that our approach can guarantee accuracy, we believe it is
a small tradeoff to make.
Although our approach has been primarily designed for
FPGA and ASIC applications, its principles could be applied to
other applications such as fixed-point digital signal processors
(DSPs). For DSPs, one could apply our range analysis to
determine the IBs and use our precision analysis to calculate
the maximum error bounds at the output of the computation
chain. We can also apply MiniBit to configurable processors
with extensible instructions for embedded applications such as
Tensilica [30] by optimizing the bit widths of the custom
instruction blocks.
Two limitations of our approach are: 1) the search space for
ASA can be vast for large designs, leading to slow optimization
times and 2) although this initial paper does not cover designs
with a feedback loop, we can extend the error model by using
the technique described in [9]. For future studies, we hope to
use clustering techniques to optimize parts of a large design
independently, which will result in suboptimal bit widths but
faster optimization time. Moreover, we hope to extend MiniBit
to cover floating-point arithmetic.
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